

Schematics Page Index (aNice / Fab - A / 2012-02-10)

Page	Title of Schematics Page	Page	Title of Schematics Page
01	Index page	43	Device Power Status Table
02	Block Diagram	44	AUDIO MAP
03	IVB (DMI,PEG,FDI)	45	Power Delivery
04	IVB (CLK,MISC,JTAG)	46	POWER SEQUENCE BLOCK
05	IVB (DDR3)	47	POWER SEQUENCE
06	IVB (POWER)	48	GPU Sequence
07	IVB (GRAPHICS POWER)	49	GPU PCIe Gen2 x16
08	IVB (GND & XDP)	50	FB Partitions A/B
09	IVB (RESERVED)	51	FBVDDQ PWR/Dec
10	PCH (HDA,JTAG,SAT)	52	Memory Lower Partition A
11	PCH (PCI-E,SMBUS,CLK)	53	Memory Upper Partition A
12	PCH (DMI,FDI,PM)	54	Memory Lower Partition B
13	PCH (LVDS,DDI)	55	Memory Upper Partition B
14	PCH (PCI,USB,NVRAM)	56	Memory FBVDD/Q Decoupling
15	PCH (GPIO,VSS_NCTF,RSVD)	57	Power/Decoupling
16	PCH (POWER) 1/2	58	GPU I/O
17	PCH (POWER) 2/2	59	BIOS, Exte SS, Mecha
18	PCH (VSS)	60	GPIO, T/S, I2C/GPIO Expan
19	DDRIII(SO-DIMM_0) 1/2	61	NVVD Power VR DR1&2
20	DDRIII(SO-DIMM_1) 2/2	62	STRAPS
21	EC	63	FBVDD VR
22	AUDIO (CODEC)	64	3V3 NV-PEX_VDD VR & other
23	AUDIO (AMP)	65	EC GPIO Map
24	Audio DAC & HP Amp	66	
25	PC HDMI output	67	
26	Mini-PCIECard	68	
27	LAN: Intel Lewisvillies	69	
28	SATA HDD/ODD	70	
29	USB Device	71	
30	USB2.0 3.0 x 2	72	
31	Scaler - STDP6038	73	
32	Scaler - HDMI IN	74	
33	PWR_DCIN	75	
34	PWR +5V/+3V/+12V	76	
35	PWR +1_5V/+0_75V	77	
36	PWR_CPU/GFX VR Master		
37	PWR +VCORE		
38	PWR +GFXCORE		
39	PWR +1_05V_VTT/PCH/+1_8V		
40	PWR_VCCSA		
41	SMBUS TABLE		
42	Rest Map		

Project Code & Schematics Subject:

PCB P/N:

P. Leader	Check by	Design by


FOXCONN

FOXCONN PCEG


Title Index page		
Size A3	Document Number aNice	Rev A
Date: Friday, August 03, 2012	Sheet 1	of 64

Everest Chief River Platform

POWER PLANE	Voltage	Voltage Rials Active In
+1_5VSUS_CPU	1.5 V	S0
VCCSA	0.675 V (IVB Low) 0.725 V (IVB High) 0.80 V (SNB Low) 0.90 V (SNB High)	
+1_05V_VTT	1.05 V (IVB) 1.05 V (SNB)	
+1_05V_PCH	1.05 V	




IVYBRIDGE PROCESSOR (CLK,MISC,JTAG)




Layout Note : SM_RCOMP

Signal NET name	Trace Width	Isolation Spacing	Resistor Value (Pull Down to GND)	Length
SM_RCOMP_0	20 mils	20 mils	140ohm within 1%	Max = 500 mils
SM_RCOMP_1	20 mils	20 mils	25.5ohm within 1%	Max = 500 mils
SM_RCOMP_2	15 mils	20 mils	200ohm within 1%	Max = 500 mils


Intel Updated PM_DRAM_PWRGD



PU/PD for JTAG signals





DDR3 Compensation Signals




FOXCONN PCEG

File	IVB (CLK,MISC,JTAG)	Rev	A
Size	Document Number	aNice	
Date	Friday, August 10, 2012	Sheet	4 of 34








Note: <For PWR IFDIM 代刚>
 TP代號TP1007 TP1008
 い環伏決篤郎 . 硃 癸
 結琇differential結, キ≈i結,
 い i和 嵩跋.

PEG Lane reversal




PEG static Lane Reversal - CFG2 is for 16X		
CFG2		
0	LANE Reversed	
1	(Default)Normal Operation	

ENABLE EDP



Display Port Presence Strap		
CFG4		
0	Enabled eDP	
1	(Default)Disabled eDP	




PEG DFER Training		
CFG7		
0	PEG Wait for Bios for Training	
1	(Default)PEG Train immediately following xxResetB Deassertion	

PCIe Port Bifurcation Straps		
CFG[6:5]		
11	(Default)16X	
10	X8 X8	
01	Reserved	
00	X8 X4 X4	

Reserve Circuit

USE



CFG

RESERVED


SOCKET_988P
 FOX_P298827-364B-01F




FOXCONN PCEG

Title		
IVB (RESERVED)		
Size	Document Number	Rev
A3	aNice	A
Date:	Friday, August 03, 2012	Sheet 9 of 64

Port	Function
Port1	NC
Port2	ExpressCard/34 (PCIE)
Port3	WLAN
Port4	NC
Port5	NC
Port6	GbE LAN
Port7	NC
Port8	NC





V050_060:
2010/09/09
Add R6029(0ohm) for non-support deep sleep

20MIL TP41 1 SUSACK# PCH side

20MIL TP72 1 SB_RST#

SYS_PWROK R789 0 +/-5% SYS_PWROK_R

PM_PCH_PWROK R807 0 +/-5% PM_PCH_PWROK_R

APWROK 27,46

PM_RSMRST# 21,46 PM_RSMRST#_R

SUSPWRDNACK 21,46 R858 0 +/-5%

PM_PWRBTN#_R 8 R867 0 +/-5% R880 0 +/-5%

AC_PRESENT 21,46

PM_BATLOW# E10 BATLOW# / GPIO72

PM_R# A10 R#

PM_RSMRST#_R D5 BAT54HT1G

SYS_PWROK_R D1 BAT54HT1G

PM_PCH_PWROK_R D2 BAT54HT1G

ALW_PWRGD 21,33,46

PM_PCH_PWROK Q01 H2N7002S

PSON# 7,21,33,34,39,46

DSWVRMEN A18 DSWVRMEN

DPWROK E22 PM_RSMRST#

WAKE# B9 PCIE_WAKE#

CLKRUN# / GPIO32 N3 PM_CLKRUN#

SUS_STAT# / GPIO61 G8 PM_SUS_STAT#

SUSCLK / GPIO62 N14 SUS_CLK

SLP_S5# / GPIO63 D10 PM_SLP_S5#

SLP_S4# H4 PM_SLP_S4#

SLP_S3# F4 PM_SLP_S3#

SLP_M# G10 PM_SLP_M#

SLP_SUS# G16

PMSYNCH AP14 H_PM_SYNC

SLP_LAN# / GPIO29 K14 PM_SLP_LAN#

PM_SUS_STAT# R834 10K +/-5% Dummy

PM_SLP_LAN# R827 10K +/-5% Dummy

AC_PRESENT R874 10K +/-5% Dummy

SUSPWRDNACK R866 10K +/-5% Dummy

PM_BATLOW# R783 8.2K +/-5%

PM_R# R281 10K +/-5%

PCIE_WAKE# R811 10K +/-5%

SB_RST# R240 8.2K +/-5%

PM_CLKRUN# R256 8.2K +/-5%

+3VLRN

+3VALW

DSWVRMEN

DPWROK

WAKE#

CLKRUN# / GPIO32

SUS_STAT# / GPIO61

SUSCLK / GPIO62

SLP_S5# / GPIO63

SLP_S4#

SLP_S3#

SLP_M#

SLP_SUS#

PMSYNCH

SLP_LAN# / GPIO29

PM_SUS_STAT#

PM_SLP_LAN#

AC_PRESENT

SUSPWRDNACK

PM_BATLOW#

PM_R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72

R#

PM_PCH_PWROK

SYS_PWROK

APWROK

DRAMPWROK

RSMRST#

SUSWRN#/SUSPWRDNACK/GPIO30

PWRBTN#

AC_PRESENT

BATLOW# / GPIO72


R#

PM_PCH_PWROK


SYS_PWROK

APWROK

<




FOXCONN PCEG			
File: PCH (LVDS,DDI)			
Size: A3	Document Number: aNice	Rev: A	
Date: Friday, August 03, 2012	Sheet: 13	of 64	




Aaron,
2010/12/13:
795 require:
PCH power pins (VccDSW3_3,
VccSUS3_3 and VCCSPI) need
as the same as EC's power well


CPT do not defined current/20mils




FOXCONN PCEG

Title				PCH (POWER) 1/2
Size	Document Number	aNice		Rev
A2				A
Date	Friday, August 13, 2017	Sheet	16	of 34








FOXCONN PCEG


Title		
PCH (VSS)		
Size	Document Number	Rev
A3	aNice	A
Date:	Friday, August 03, 2012	Sheet 18 of 64




AUDIO CODEC- ALC662-VD

Note1: In order to avoid incorrect JD recognition, all of JD resistors should be placed as close as possible to the sense pin of codec.

Note2: Option 1 & 2 are exclusive
Option 1: For HDA front panel only.(Realtek suggested)
Option 2: For HDA/AC97 front panel.






FOXCONN

FOXCONN PCEG


Title			Audio Speaker(6W)
Size	Document Number	aNice	
A3			
Date:	Friday, August 03, 2012	Sheet	23 of 64


SPDIF INPUT




FOXCONN PCEG

Title			
FAN & Debug Port			
Size C	Document Number <i>aNice</i>		Rev A
Date:	Friday, August 03, 2012	Sheet	24 of 64







Touch panel RC receiver KB/MS receiver NFC

PWR_IND indicates the power state from EC. It is used for RF module to decide the key code pass thru USB or STATE_IR. Detail definition will be defined by Suyi and ITE EC team.


+3VALW for proximity
transmitter IR LED power


+EVCC for proximity IC and
OSD touch IC power

+5VAUX for OSD
touch LED power.

OSD & Proximity

Web cam & Digital MIC





FOXCONN PCEG

File		
H/W Thermal Protect		
Size	Document Number	Rev
A3	aNice	A
Date:	Friday, August 03, 2012	Sheet 29 of 64

LINE_OUT_R5 >> LINE_OUT_R5 22
 JD_HP >> JD_HP 22
 LINE_OUT_L2 >> LINE_OUT_L2 22
 MIC1_R5 >> MIC1_R5 22
 A_MIC2_JD >> A_MIC2_JD 22
 MIC1_L2 >> MIC1_L2 22






Table 3-122.USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9

OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used


USB 3.0/2.0 Port Pairing

USB 3.0 PORT	USB 2.0 PORT
PORT-1	PORT-0
PORT-2	PORT-1
PORT-3	PORT-2
PORT-4	PORT-3



For charging USB devices at S0/S3/S4/S5
 (Charger current = min 1.5A)


CTL1	CTL2	CTL3	MODE
0	0	0	OUT discharge, power switch OFF.
0	X	1	Dedicated charging port, auto-detect.
X	1	0	Standard downstream port, USB 2.0 Mode.
1	0	0	Dedicated charging port, BC1.2(draft) only.
1	0	1	Dedicated charging port, Divider Mode only.
1	1	1	Charging downstream port, BC1.2(draft).





FOXCONN










FOXCONN PCEG

File			USB2.0_3.0 x 2		
Size	Document Number	aNice			Rev A
Date:	Friday, August 03, 2012	Sheet	30	of	64






Select Dual_DVI or HDMI into CP2



HDMI-1/HDMI-2 Cable Detection




To Scaler

To EC




FOXCONN PCEG

Title			
Scaler - HDMI IN			
Size	Document Number	Rev	
A0	aNice	A	
Date	Friday, August 10, 2012	Sheet	30 of 34



VCC_DDR



+1_5VSUS +/-5%
Thermal Deisgn
current: 12A
OCP: 18 A


VTT_DDR


Output voltage: +0.75VRUN +/-5%
Output current: 1.5A

FOXCONN®

FOXCONN PCEG


File			
PWR_+1_5V/+0.75V			
Size	Document Number	aNice	
A3		Rev A	
Date:	Friday, August 03, 2012	Sheet	35 of 64





FOXCONN
 FOXCONN PCEG

Title		
PWR_+VCORE		
Size	Document Number	Rev
A3	aNice	A
Date:	Friday, August 03, 2012	Sheet 37 of 64



1.05V_PCH&VCCIO

Intel XE & SV


VID0	VID1	Vout
0	0	
0	1	
1	0	
1	1	0.675V

Output Voltage Need to Set to 1.05V Fixed.

VCCIO has 1 select pin from the CPU which MUST be ignored (no connect). The Chief River platform will support a 1.05V VCCIO, and the selection of this voltage must be done on the board. From Doc#458544 PDDG, Page 78

Meet Intel spec.
DC+ripple: $\pm 2\%$
AC: $\pm 3\%$
OCP: 23A
Frequency: 300K

VCCIO_CPU 8.5A
+ PCH 6.75A




1D8V

+1.8VRUN $\pm 5\%$
Thermal Design Current: 1.2A
OCP: ? A


V_1P05_ME


VccASW Imax 0.803A


File			
PWR_+1.05V_VTT/+1.8V			
Size	Document Number	Rev	
A3	aNice	A	
Date:	Friday, August 03, 2012	Sheet	39 of 50

Intel XE & SV

Function	VCCSA_VID0	VCCSA_VID1	Vout
SNB HIGH	0	0	0.9V
IVB HIGH	0	1	0.8V (Mode =open)
	0	1	0.85V (Mode =33k)
SNB LOW	1	0	0.725V
IVB LOW	1	1	0.675V

				
<i>FOXCONN PCEG</i>				
File				
PWR_VCCSA/41_05V_PCH				
Size A3	Document Number <i>aNice</i>			Rev A
Date:	Friday, August 03, 2012	Sheet	40	of 64





	CPU Ivy Bridge	PCH Pather Point	DDR3	GPU N13P-GS /GL	EC IT8731/CX	USB Charger TPS2540RTE	RC Receiver	OSD Touch Panel Proximity	Scaler Board	NFC	Touch Panel	KB/MS Receiver	Camera & Digital Mic	Audio				Mini PCIE				Card Reader RTS5209-GR	LAN 82579	USB2.0 & USB3.0 CONN	SATA & ODD	FAN
	VHOCORE +GFXCORE VCCSA +1.8VRUN +1.5VSUS	+1.05V_PCH +V1.5VRUN +1.8VRUN +3VRUN +5VRUN +5VALW	DDR3_VREF +1.5VSUS +3VRUN	NVVD FBVDD FBVDDQ PEX_VDD PEX_PLLVDD 3V3_NV 1V8_NV LVDS_PP	+3VRUN +3VALW +ECVCC	+5VALW	+5VALW	+3VALW +5VALW	+3VALW +5VALW	+5VSUS	+5VSUS	+5VSUS	+3VRUN	CODEC ALC662	AMP LM48901SQ	SPDIF/I2C DIR9001PW	I2C/IS2S PCM1754	HDMI P13VDP411 LSRZBE	mSATA	WIFI	TV Card	+5VSUS	+3V_LAN	+5VSUS	+5VRUN	+12VRUN
S0														+3VRUN +5VSUS	+3VALW +5VALW 1.8VALW	+3VALW	+5VALW	+3VRUN +5VRUN	+3VRUN +V1.5VRUN	+3VALW +V1.5VRUN	+3VRUN +V1.5VRUN	+5VSUS	+3V_LAN	+5VSUS	+5VRUN	+12VRUN
S3	+1.5VSUS	+3VALW +5VALW	+1.5VSUS		+3VALW +ECVCC	+5VALW	+5VALW	+3VALW +5VALW	+3VALW +5VALW	+5VSUS	+5VSUS	+5VSUS		+5VSUS	+3VALW +5VALW 1.8VALW	+3VALW	+5VALW			+3VALW		+5VSUS	+3V_LAN	+5VSUS		
S4/S5 with WOL		+3VALW +5VALW			+3VALW +ECVCC	+5VALW	+5VALW	+3VALW +5VALW	+3VALW +5VALW						+3VALW +5VALW 1.8VALW	+3VALW	+5VALW			+3VALW			+3V_LAN			
S4/S5 without WOL		+3VALW +5VALW			+3VALW +ECVCC	+5VALW	+5VALW	+3VALW +5VALW	+3VALW +5VALW						+3VALW +5VALW 1.8VALW	+3VALW	+5VALW			+3VALW						
EUP6					+ECVCC	+5VAUX		+3VAUX +5VAUX																		



FOXCONN PCEG

Title

Device Power Status Table

Size

Document Number

Rev

Customer

aNice

A

Date


Friday, August 03, 2012

Sheet


43

of

64



The VccRTC will ramp only for the first time after the RTC battery is installed. For the subsequent runs VccRTC will always be ON.






Figure 17. Recommended Power On Sequencing Order




Figure 18. Recommended Power Off Sequencing Order

Table 72. DVI Power Rails

Power Rails	Voltage	Max. Current Draw ¹
IFPx_IOVDD (x= E, F)	1.05 V \pm 30 mV	72 mA each
IFPy_PLLVDD (y= EF)	3.3 V \pm 5%	190 mA each





Figure 2. Typical Power-Up Sequence

FOXCONN


FOXCONN PCEG

Title GPU Sequence		
Size B	Document Number aNice	Rev A
Date: Friday, August 03, 2012	Sheet 48 of 64	


PCI-Express Gen2 x16 Interface



Title			
PCIE Gen2 x16 Interface			
Size	Document Number	Rev	
A2	aNice	A	
Date:	Friday August 03, 2012	Sheet	49 of 64

1



Frame Buffer FBVDDQ Power/Decoupling/Calibration



FOXCONN PCEG

Title			
Frame Buffer FBVDDQ Power/Decoupling/Calibration			
Size	Document Number	Rev	
A3		A	
Date:	Friday, August 03, 2012	Sheet	51 of 64

Memory Lower Partition A



	LOWER	UPPER
	0.39	2.63
CMS03	0.50	2.63
CMS04	0.50	2.63
CMS10	0.50	2.63
CMS11	0.50	2.63
CMS12	0.50	2.63
CMS13	0.50	2.63
CMS14	0.50	2.63
CMS15	0.50	2.63
CMS16	0.50	2.63
CMS17	0.50	2.63
CMS18	0.50	2.63
CMS19	0.50	2.63
CMS20	0.50	2.63
CMS21	0.50	2.63
CMS22	0.50	2.63
CMS23	0.50	2.63
CMS24	0.50	2.63
CMS25	0.50	2.63
CMS26	0.50	2.63
CMS27	0.50	2.63
CMS28	0.50	2.63
CMS29	0.50	2.63
CMS30	0.50	2.63
CMS31	0.50	2.63
CMS32	0.50	2.63
CMS33	0.50	2.63
CMS34	0.50	2.63
CMS35	0.50	2.63
CMS36	0.50	2.63
CMS37	0.50	2.63
CMS38	0.50	2.63
CMS39	0.50	2.63
CMS40	0.50	2.63
CMS41	0.50	2.63
CMS42	0.50	2.63
CMS43	0.50	2.63
CMS44	0.50	2.63
CMS45	0.50	2.63
CMS46	0.50	2.63
CMS47	0.50	2.63
CMS48	0.50	2.63
CMS49	0.50	2.63
CMS50	0.50	2.63
CMS51	0.50	2.63
CMS52	0.50	2.63
CMS53	0.50	2.63
CMS54	0.50	2.63
CMS55	0.50	2.63
CMS56	0.50	2.63
CMS57	0.50	2.63
CMS58	0.50	2.63
CMS59	0.50	2.63
CMS60	0.50	2.63
CMS61	0.50	2.63
CMS62	0.50	2.63
CMS63	0.50	2.63
CMS64	0.50	2.63
CMS65	0.50	2.63
CMS66	0.50	2.63
CMS67	0.50	2.63
CMS68	0.50	2.63
CMS69	0.50	2.63
CMS70	0.50	2.63
CMS71	0.50	2.63
CMS72	0.50	2.63
CMS73	0.50	2.63
CMS74	0.50	2.63
CMS75	0.50	2.63
CMS76	0.50	2.63
CMS77	0.50	2.63
CMS78	0.50	2.63
CMS79	0.50	2.63
CMS80	0.50	2.63
CMS81	0.50	2.63
CMS82	0.50	2.63
CMS83	0.50	2.63
CMS84	0.50	2.63
CMS85	0.50	2.63
CMS86	0.50	2.63
CMS87	0.50	2.63
CMS88	0.50	2.63
CMS89	0.50	2.63
CMS90	0.50	2.63
CMS91	0.50	2.63
CMS92	0.50	2.63
CMS93	0.50	2.63
CMS94	0.50	2.63
CMS95	0.50	2.63
CMS96	0.50	2.63
CMS97	0.50	2.63
CMS98	0.50	2.63
CMS99	0.50	2.63
CMS100	0.50	2.63

```
FBA_CLK/* 80DEZ
FBA_DQS_WP/RN 80DEZ
FBA_DQ/M_WP/RN 45SEZ
FBA_CMD 45SEZ
```




FOXCONN PCEG

Title	Memory Lower Partition A
-------	--------------------------

Size A2	Document Number <i>aNice</i>
------------	---------------------------------

Date: Friday, August 03, 2012 Sheet 52 of 64

Memory Lower Partition B





FBA_CLK* 80DEZ
FBA_DQS_WP/RN 80DEZ
FBA_CMD 45SEZ



FOXCONN PCEG

Title				Memory Lower Partition B			
Size A2		Document Number			aNice		Rev A
Date		Friday, August 03, 2012		Sheet		64 of 64	

Memory Upper Partition B



	LOWER	UPPER
	2-31	32-63
CMS00	B02D	B02D
CMS01	C45D	C45D
CMS02	C02D	N/A
CMS03	N/A	N/A
CMS04	N/A	C45D
CMS05	N/A	C45D
CMS06	A1	A0
CMS07	N/A	N/A
CMS08	A1	A0
CMS09	A2	A2
CMS10	A2	A2
CMS11	08	08
CMS12	08	08
CMS13	08	08
CMS14	08	08
CMS15	08	08
CMS16	08	08
CMS17	08	08
CMS18	08	08
CMS19	A10	A10
CMS20	A10	A10
CMS21	A10	A10
CMS22	A10	A10
CMS23	A10	A10
CMS24	A10	A10
CMS25	A10	A10
CMS26	B02D	B02D
CMS27	B02D	B02D
CMS28	N/A	N/A
CMS29	N/A	N/A
CMS30	N/A	N/A
CMS31	N/A	N/A
CMS32	N/A	N/A
CMS33	N/A	N/A
CMS34	N/A	N/A
CMS35	N/A	N/A
CMS36	N/A	N/A
CMS37	N/A	N/A
CMS38	N/A	N/A
CMS39	N/A	N/A
CMS40	N/A	N/A
CMS41	N/A	N/A
CMS42	N/A	N/A
CMS43	N/A	N/A
CMS44	N/A	N/A
CMS45	N/A	N/A
CMS46	N/A	N/A
CMS47	N/A	N/A
CMS48	N/A	N/A
CMS49	N/A	N/A
CMS50	N/A	N/A
CMS51	N/A	N/A
CMS52	N/A	N/A
CMS53	N/A	N/A
CMS54	N/A	N/A
CMS55	N/A	N/A
CMS56	N/A	N/A
CMS57	N/A	N/A
CMS58	N/A	N/A
CMS59	N/A	N/A
CMS60	N/A	N/A
CMS61	N/A	N/A
CMS62	N/A	N/A
CMS63	N/A	N/A
CMS64	N/A	N/A
CMS65	N/A	N/A
CMS66	N/A	N/A
CMS67	N/A	N/A
CMS68	N/A	N/A
CMS69	N/A	N/A
CMS70	N/A	N/A
CMS71	N/A	N/A
CMS72	N/A	N/A
CMS73	N/A	N/A
CMS74	N/A	N/A
CMS75	N/A	N/A
CMS76	N/A	N/A
CMS77	N/A	N/A
CMS78	N/A	N/A
CMS79	N/A	N/A
CMS80	N/A	N/A
CMS81	N/A	N/A
CMS82	N/A	N/A
CMS83	N/A	N/A
CMS84	N/A	N/A
CMS85	N/A	N/A
CMS86	N/A	N/A
CMS87	N/A	N/A
CMS88	N/A	N/A
CMS89	N/A	N/A
CMS90	N/A	N/A
CMS91	N/A	N/A
CMS92	N/A	N/A
CMS93	N/A	N/A
CMS94	N/A	N/A
CMS95	N/A	N/A
CMS96	N/A	N/A
CMS97	N/A	N/A
CMS98	N/A	N/A
CMS99	N/A	N/A
CMS100	N/A	N/A


IN USE ON _____
THIS PAGE _____**FOXCONN PCEG**

Title	Memory Upper Partition B
-------	--------------------------

Size A2	Document Number <i>aNice</i>
------------	---------------------------------

Date: Friday, August 03, 2012 Sheet 55 of 64


Memory FBVDD/Q Decoupling




FOXCONN PCEG

File			Memory FBVDD/Q Decoupling
Rev	AD	Document Number	aNice
Date	Friday, August 10, 2012	Sheet	58 of 84


Power/Decoupling: NVVDD,3V3_NV,GRND,and Optional




IFPA/B LVDS Dual Link




IFPE/F Dual Link TMDS DVI-I




IFPC NATIVE HDMI OR DP




IFPD DUAL MODE DP




DAC_A VGA



BIOS, External SS, and Mechanical Components



DP1 DEBUG PORT




MECHANICAL COMPONENTS

Debug Port_1 Mapping

Debug[4]	Source
0x00000000	STRAP
0x00000001	STRAP
0x00000002	STRAP
0x00000003	STRAP
0x00000004	STRAP
0x00000005	Gpio[2]
0x00000006	Gpio[1]
0x00000007	GPIO[0]

BIOS ROM



GF117/GK10X STRAPPING MODE TABLE


PIN NAME	MULTI-LEVEL	BINARY PRODUCTION	BINARY BRINGUP
MULTI_STRAP_REF_GND	40.2K TO GND	NOT SUPPORTED	NO STUFF

GPIOs, Thermal Sensor, I2C/GPIO Expanders


TEMP SENSOR

Route THERMADAC at 0.125mm spacing
with 0.125mm grid guard traces

Place close to GPU near
thermal diode tails




JTAG CONNECTOR



GPIO	Function	GPIO	Function
GPIO 0	Debug/Service Header/AIL_Fan PWM	EXPND 0	I2C PORT C
GPIO 1	VID 2	EXPND 1	Level Shifter Error Correction
GPIO 2	LCD brightness control (BL PWM)	EXPND 2	NVGEM GPIO EXP1/PS_Margin*
GPIO 3	LCD Power enable (PPEN)	EXPND 3	NVGEM GPIO EXP2/PS_MIR*
GPIO 4	LCD Backlight enable (BLEN)	EXPND 3	GPIO_DEBUG_SERVICE HEADER
GPIO 5	VID 0		
GPIO 6	VID 1		
GPIO 7	3D STEREO		
GPIO 8	GPU Overtemp	EXPND 4	SMBUS
GPIO 9	GPU thermal Alert	EXPND 5	GPU_PS_EN
GPIO 10	FB Vref Control (not used sDOR3)	EXPND 6	RSVD
GPIO 11	FBVDD/Q VID (Reserved)	EXPND 7	PEX_RST
GPIO 12	PWR_Level AC Detect	EXPND 7	RSVD
GPIO 13	PS1 Vprgm Enable		
GPIO 14	HPD for I/F AB (not used)		
GPIO 15	HPD for I/F C (HDMI/DP)		
GPIO 16	Fan PWM control		
GPIO 17	HPD for I/F D (DP)		
GPIO 18	HPD for I/F E (DV/H DL)		
GPIO 19	HPD for I/F F (not used)		
GPIO 20	NVGEM Debug GPIO13		
GPIO 21	NVGEM Debug GPIO14		

NVVDD (PS1)PHASE 1&2 DRIVERS/FBVDD (PS2)



```
GPU 28W
IccTDC: 22A
Icc_continuous:24.42A
IccMax: 33A
VID: 0.7125V-1.15V
DC Ripple:±/2.5%
Transient:
    Vpp,150mV(20M) , 200mV(1G)
Icc_Dyn_VID1: 21.2A, 9.9A/uS
R_LL: ? mOhm
H/W Boot VID: 0.9V
OCP: 50A
```

Table 5. NVDD Voltage Switching Requirements

Constraint Parameter	Requirement
Voltage supply irreversibility	0.7125 to 1.0 (1.0)
Number of components reduced	Six maximum
Thermal conductivity values range	1.25 mW
Voltage Regulation (V _{reg}) tolerance	±2.5% or better
Voltage Regulation (V _{reg}) tolerance	Transistor values: 750 mV/gt; diode values: 400 mV/gt; heat sink values: 700 mV/gt; capacitor values: 1.00V-40V
Gate Bias	2 and 5 mV - 40 mV of delay
Current "Bias"	~100 pA

5. This feature, the voltage regulator, needs a minimum of 2-3W. To avoid this, opt for a design with a maximum of 1.5W.
6. This applies to any voltage converter. In general, it is a controlling CPU module to which the power supply is attached at the desired voltage level. Figure 10 illustrates this. If you're not doing this:
7. This feature must be removed, either by the CPU or CPU I/O dependent. Refer to PLB1. Opt for a CPU specific power solution.

Straps




TABLE 1: STRAP DECODE ACCORDING TO
TERMINATION RESISTANCE/VOLTAGE

TERMINATION RESISTANCE	TERMINATION VOLTAGE	
	3V3 [3:0]	GND [3:0]
5K	1000 8	0000 0
10K	1001 9	0001 1
15K	1010 A	0010 2
20K	1011 B	0011 3
25K	1100 C	0100 4
30K	1101 D	0101 5
35K	1110 E	0110 6
45K	1111 F	0111 7

GF117/GK10X STRAP PIN MODE TABLE			
PIN NAME	MULTILEVEL bit [3:0]	BINARY PRODUCTION	BINARY BRINGUP
STRAP0	USER[3:0]		3GIO_PADCFG_LUT_ADR0
STRAP1	3GIO_PADCFG_ADR[3:0]		3GIO_PADCFG_LUT_ADR1
STRAP2	PCI_DEVID[3:0]		3GIO_PADCFG_LUT_ADR2
STRAP3	SOR[3:0]_EXPOSED		3GIO_PADCFG_LUT_ADR3
STRAP4	RSV, RSV, PCIE_MAX_SPEED, DP_PLL_VDD33V		PCIE_MAX_SPEED
ROM_SCLK	DEVID[4], SUB_VENDOR, DEVID[5], PEX_PLL_EN_TERM		SMB_ALT_ADDR
ROM_SI	RAMCFG[3:0]		SUB_VENDOR
ROM_SO	FB[1]_BAR_SIZE, FB[0]_BS, SMB_ALT_ADDR, VGA_DEVICE		VGA_DEVICE

NOTE 2: See table 1 for the correct value/location of the strap resistor for the desired modes
NOTE 3: Bring-up SKU(s) have jumper configurable subvendor and DEVID_4 settings see the ROM_SCLK STRAP


FOXCONN PCEG

File

Straps

Doc

Document Number

aNice

Date

Friday, August 03, 2012

Sheet

62 of 64

Rev

A

FBVDDQ (PS3) FBVDD (PS2) DRIVER(Optional/Debug)




Table 23. Power Rail Requirements for DDR3 Frame Buffer Interface

Subsystem Parameter	Requirement
FB/DEQ/FB/DO	1.5 V
DC tolerance	$\pm 3\%$
AC tolerance	Transient noise tolerance: 80 mV pk-pk within 20 kHz BW, high frequency noise tolerance: 200 mV pk-pk within 1 GHz BW
OTA FB/REF	internal VREF
VDDIO/FB/REF	0.5 V (VDDIO)

Notes: Since the GPU internal Vref is used, the REF pin on the GPU can be left unconnected



FOXCONN PCEG

Title
FBVDDQ (PS3) FBVDD (PS2) DRIVER(Optional/Debug)

Size	Document Number	Rev
Customer	aNice	A

Custom *advice* A



Date: Friday, August 03, 2012 Sheet 63 of 64

VBATT TO 3V3 SWITCHER

GLOBAL POWER CONSTRAINTS

NET MN_LINE_WIDTH MAX_CURRENT VOLTAGE

3V3_RUN 3V3_RUN 6.5 2A 3.30V



PEX_VDD Switcher (PS5) and Miscellaneous Voltage Rails

changed to AOS MOSFET

PEX_VDD

3.0Amps @ 1.05V +/-30mV





Table 27. GPU Frame Buffer PLL Power Rail Delivery

Power Rails	Hitex Voltage Tolerance	Max Current Draw
FBx_PLL_AVDD + FBx_DLL_AVDD	1.05 V ± 30 mV	66 mA per partition on FBx_PLL_AVDD 35 mA on FBx_DLL_AVDD

Note: The current values are estimated and are preliminary. Refer to the GPU-specific Electrical and Thermal Design Guidelines application note for further details.



FOXCONN PCEG

5V/3.3V (PS4) Dual Switcher and 1V8 LDO (PS7)			
Size C	Document Number	aNice	
Date:	Friday, August 03, 2012	Sheet	64 of 64

EC GPIO Map

Pin	Pin definition	Pin Net name	I/O Status	Memo
2	PSI_L/FAN_TC4/CIRRX2/GP15	PCHHOT_PCH#	NC	
3	SVD_O/PCIRSTIN#/CIRTX2/GP15	SUSPWRDNACK		
6	GP63	AMP_PD#		
10	FAN_TAC2/GP52	SYS_PWROK_EC		
11	FAN_CTL2/GP51	Thermal_Alert		
12	FAN_CTL3/GP37	Audio_Source_Sel		
13	FAN_TAC3/GP36	EXTSMI#		
14	GP35	PM_SLP_S5#		
15	GP34	FW_HW#		
16	SVC_I/GP33	PM_SLP_S4#		
17	SVD_I/GP32	PM_SLP_S3#		
18	CORE_TYPE//GP31	SUS_PWRGD		
19	ATXPG/VID0/GP30	RUN_PWRGD		
20	SIN2/GP27	UART_TX		
21	SOUT2/GP26	UART_RX		
22	DSR2#/GP25	IMVP_OK		
23	RTS2#/GP24	Log_LED_CTL		
24	SI/GP23	SI		
25	SCK/GP22	SCK		
26	DCD2#/GP21	GPIO8_GPU_OVT*		
27	CTS2#/GP20	IMVP_VR_ON		
28	R12#/GP17	USB3.0_CTL3		
31	PCH_C1/SVC_0/GP14	PCH_C1		
32	PWROK1/GP13	ALW_ON		
33	PCIRTS1#/GP12	AC_PRESENT		
34	PCIRTS2#/GP11	ALW_PWRGD		
45	KRST#/GP62	H_RCIN#_D		
48	SO/GP50	SO		
56	GP76	OVT_EC#		
57	GP75	INT_Proximity		
58	GP74	PM_SLP_M#		
59	GP73	INT_OSD		
60	GP72	WAKE_SCI#		
61	GP71	WLAN_EN		
62	GP70	PWR_ON_GPIO		
63	GP87	Disassociate_EC		
64	GP86	PCIE_WAKE#_EC		
65	IO_SCI#/GP85	RUNTIME_SCI#		
66	D_TX0/SMBDAT2/IRTX/GP47	SMBDAT2		
70	D_RX0/SMBCLK2/GP46/IRRX	SMBCLK2		
72	PWRON#/GP44	PWRON#		
73	PME#/GP54	USB3.0_EN		
75	PANSHW#/GP43	PANSHW#		
76	PSON#/GP42	PSON#		
77	SUSC#/GP53	EN_BLUT		
78	PWROK2/GP41	PM_PCH_PWROK		
79	3VSBSW#/GP40	RSTJ_From_EC_L		
80	KDAT/GP61	KDAT		
81	KCLK/GP60	KCLK		
82	MDAT/GP57	MDAT		
83	MCLK/GP56	MCLK		
84	PCIRST3#/GP10	RSMRST#		
85	RSMRST#/CIRRX1/GP55	CIRRX		
100	GP92/ADC2	NC		
101	GP93/ADC3	NC		
102	GP94/ADC4	NC		
103	GP95/ADC5	NC		

FOXCONN®**FOXCONN PCEG**

Title			
EC GPIO MAP			
Size A4	Document Number <i>aNice</i>		Rev A
Date:	Friday, August 03, 2012	Sheet 65 of 65	